Key Takeaways
- ASML has officially declared its High-NA EUV lithography systems production-ready
- Each unit carries a $400 million price tag — double that of conventional EUV machines
- The systems have successfully processed half a million wafers with approximately 80% uptime
- Major semiconductor manufacturers including TSMC and Intel stand to gain from streamlined production workflows
- Industry-wide deployment is projected to require an additional 2–3 years
ASML Holding ($ASML) has reached a significant turning point with its High-NA EUV technology. Chief Technology Officer Marco Pieters confirmed to Reuters that these advanced lithography systems have achieved production readiness, making the announcement prior to a technical conference scheduled in San Jose this Thursday.
These sophisticated machines represent an evolutionary leap beyond ASML’s current EUV platforms — which remain the sole commercially available extreme ultraviolet lithography systems worldwide. The company maintains complete market dominance in this critical technology sector.
The existing EUV infrastructure is encountering performance boundaries, particularly when fabricating cutting-edge AI processors. This constraint elevates the strategic importance of High-NA capabilities for the semiconductor industry.
Priced at approximately $400 million per unit, High-NA systems command twice the investment of their predecessors.
The substantial cost hasn’t deterred validation of the technology’s capabilities. The machines have successfully handled 500,000 silicon wafers, demonstrating their ability to etch the microscopically precise circuitry patterns essential for contemporary semiconductor designs.
Operational reliability has improved substantially as well. ASML reports current uptime hovering around 80%, with projections to reach 90% before 2025 concludes.
According to Pieters, the imaging performance data being unveiled at Thursday’s conference provides sufficient evidence for chipmakers to consolidate multiple manufacturing stages using legacy equipment into a single High-NA operation — representing a substantial workflow optimization.
Implications for TSMC and Intel
Major semiconductor producers like Taiwan Semiconductor Manufacturing (TSM) andINTC) are positioned to capitalize on these advancements. The technology eliminates several intricate and expensive manufacturing phases, potentially reducing overall production expenses.
“They have all the knowledge to qualify these tools,” Pieters stated, acknowledging that leading chipmakers possess the technical foundation to commence validation procedures.
However, validation processes require substantial time. Pieters projects a two-to-three-year timeline before manufacturers can seamlessly incorporate these systems into operational production environments.
The half-million wafers already processed through High-NA systems have enabled ASML to identify and resolve initial technical challenges, strengthening confidence among both the company and its clientele.
The Strategic Significance of This Development
Existing EUV platforms are nearing their capability limits for intricate AI chip architectures. As artificial intelligence computing demands continue their upward trajectory, semiconductor manufacturers require viable technological pathways forward.
High-NA systems are engineered to address this challenge, facilitating the large-scale production of increasingly powerful and efficient processors.
ASML has invested years developing this technology. The information being shared at the San Jose conference represents the company’s first public declaration that these tools have achieved mass production viability.
Pieters emphasized that production readiness differs from immediate deployment. Manufacturers face an additional two-to-three-year period of validation and refinement before these machines begin generating chips at commercial volumes.
At the time of Pieters’ Reuters interview, ASML’s operational uptime measured approximately 80%, with the company targeting 90% by year’s end.


